## C.U.SHAH UNIVERSITY **Summer Examination-2017**

Subject Name: Computer Organization & Architecture

	Subject	Code: 4TE04C	COA1	Branch: B.Tech (CE)				
	Semester	r: 4 Da	ate : 08/05/2017	Time : 02:00 To 05:00	<b>Marks : 70</b>			
	Instructions:							
	(1) Use of Programmable calculator & any other electronic instrument is prohibited.							
	(2) Instructions written on main answer book are strictly to be obeyed.							
	(3) Draw neat diagrams and figures (if necessary) at right places.							
	(4) A	Assume suitable	data if needed.					
	_							
Q-1		Define the fol	lowing terms:			(14)		
	<b>a</b> )	Instruction cod	le					
	b)	Micro Operation	on.					
	<b>c</b> )	LDA.						
	d)	BUN.						
	e)	ISZ.						
	I)	SIA. Subrouting						
	<b>g</b> ) <b>b</b> )	Subroutine Register Trong	for Longuaga					
	n) i)	Register Trans	aler Language.					
	1) i)	Effective Add	race					
	J) k)	Firmware	1035					
		SKI						
	m)	Bus						
	n)	Interrupt.						
Atte	mpt any f	Cour questions f	from Q-2 to Q-8					
		_						
<b>Q-</b> 2		Attempt all q	uestions	* A A A * A A		(14)		
	(a)	Explain Comn	non Bus System w	Architecture.		(7)		
	(b)	Explain Binary	y Adder – Subtrac	tor.		(7)		
_								
Q-3	, .	Attempt all q	uestions			(14)		
	(a)	Explain Direct	Address and Indi	rect Address.		(7)		
	(b)	What is Instru	ction Cycle? Expl	ain Instruction Cycle with F	low Chart.	(7)		
Q-4		Attempt all q	uestions			(14)		
				Page 1    2				



	(a)	Explain Shift Micro operation with different types.	(7)		
	<b>(b)</b>	What is RPN? Give one example for evaluation of arithmetic expressions.	(7)		
Q-5		Attempt all questions	(14)		
	(a)	List out name of Addressing Mode. Explain any three Addressing modes.	(7)		
	<b>(b</b> )	Explain different types of interrupts in basic computer.	(7)		
Q-6		Attempt all questions			
•	<b>(a)</b>	Explain General Register Organization with Architecture.	(7)		
	<b>(b)</b>	Differentiate RISC and CISC.	(7)		
Q-7		Attempt all questions	(14)		
•	<b>(a)</b>	Explain Stack Organization in the form of Memory Stack.	(7)		
	<b>(b)</b>	Explain Bus and Memory Transfer with Architecture.	(7)		
Q-8		Attempt all questions	(14)		
-	<b>(a)</b>	Explain Parallel Processing with multi-functional units.	(7)		
	<b>(b</b> )	Explain Pipeline Processing with Example.	(7)		

